Export 5 results:
[ Author(Asc)] Title Type Year
Filters: First Letter Of Last Name is P and Author is Achille Peternier  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
Peternier, A., D. Ansaloni, D. Bonetta, C. Pautasso, and W. Binder, "Hardware-aware thread scheduling: the case of asymmetric multicore processors", 18th International Conference on Parallel and Distributed Systems (ICPADS), Singapore, pp. 400-407, December, 2012.  (450.84 KB)
Peternier, A., W. Binder, C. Pautasso, and D. Bonetta, "High Performance Execution of Service Compositions: a Multicore-aware Engine Design", Concurrency and Computation: Practice and Experience (CPE), vol. 26, issue 1: Wiley, pp. 71-97, January, 2014.
Peternier, A., D. Bonetta, W. Binder, and C. Pautasso, "Overseer: low-level hardware monitoring and management for Java", 9th International Conference on Principles and Practice of Programming in Java (PPPJ ’11), New York, NY, USA, ACM, pp. 143–146, 2011.  (475.09 KB)
Peternier, A., D. Bonetta, C. Pautasso, and W. Binder, "Exploiting multicores to optimize business process execution", International Conference on Service-Oriented Computing and Applications (SOCA 2010), Perth, Australia, IEEE, pp. 1-8, December, 2010.  (538.21 KB)
Peternier, A., D. Ansaloni, D. Bonetta, C. Pautasso, and W. Binder, "Improving execution unit occupancy on SMT-based processors through hardware-aware thread scheduling", Future Generation Computer Systems, vol. 30, pp. 229 - 241, January, 2014.  (859.57 KB)